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Abstract—Offloading compute intensive nested loops to execute
on FPGA accelerators have been demonstrated by numerous
researchers as an effective performance enhancement technique
across numerous application domains. To construct such acceler-
ators with high design productivity, researchers have increasingly
turned to the use of overlay architectures as an intermediate
generation target built on top of off-the-shelf FPGAs. However,
achieving the desired performance-overhead trade-off remains
a major productivity challenge as complex application-specific
customizations over a large design space covering multiple
architectural parameters are needed.
In this work, an automatic nested loop acceleration framework
utilizing a regular soft coarse-grained reconfigurable array (SC-
GRA) overlay is presented. Given high-level resource constraints,
the framework automatically customizes the overlay architectural
design parameters, high-level compilation options as well as
communication between the accelerator and the host processor
for optimized performance specifically to the given application.
In our experiments, at a cost of 10 to 20 minutes additional tools
run time, the proposed customization process resulted in up to
5 times additional speedup over a baseline accelerator generated
by the same framework without customization. Overall, when
compared to the equivalent software running on the host ARM
processor alone on the Zedboard, the resulting accelerators
achieved up to 10 times speedup.
I. INTRODUCTION
Offloading compute intensive nested loops to FPGA ac-
celerators has been demonstrated by many researchers to
be an effective solution for performance enhancement across
many application domains [1], [2]. However, the relatively low
productivity in developing FPGA-based compute applications
remains one of the major obstacles that hinder widespread em-
ployment of FPGAs [3]. To address this challenge, a number
of researchers have turned to the use of virtual FPGA overlay
architectures built on top of the physical FPGA configurable
fabric to help with improving design productivity through fast
compilation, good design portability and debugging support
[4], [5], [6], [7], [8], [9], [10], [11].
Despite the great advantages on design productivity, the
additional layer on top of the physical FPGA inevitably
introduces performance and resource consumption penalty.
An overlay must ensure that the overall FPGA acceleration
performance remains competitive. Otherwise, mapping the
loop kernels to the overlay based FPGA accelerators will not
be as useful. Therefore, the capability to customize the overlay
specifically to an application or a domain of application
becomes essential to the overlay based FPGA accelerator
design. However, navigating through a labyrinth of architec-
tural and compilation parameters to fine-tune an accelerator’s
performance is a slow and non-trivial process. To require a
user to manually explore such vast design space is going to
counteract the productivity benefit of the utilizing overlay in
the first place.
We have been developing in-house a soft coarse-grained
reconfigurable array (SCGRA) overlay based nested loop
acceleration framework targeting a hybrid CPU-FPGA system
called QuickDough, which allows rapid compilation from C
loops to FPGA with a library of pre-built overlay bitstreams
[10]. In this work, we mainly focus on automatically cus-
tomizing the overlay architectural parameters, exploiting loop
unrolling and hardware-software communication in combi-
nation with buffer sizing specifically to an application with
given high-level resource constraints. In particular, by taking
advantage of the regularity of the SCGRA overlay, a multitude
of design metrics such as performance and hardware consump-
tion can be accurately estimated using analytical models once
the overlay scheduling result is available. While the overlay
scheduling depends on much less design parameters, the over-
all customization framework can be dramatically simplified.
With both the efficient application-specific customization and
rapid compilation, the proposed design framework ensures
both high design productivity and high performance of FPGA
loop acceleration.
From our experiments, it took the framework 10 to 20
minutes to complete the loop accelerator customization using
our proposed two-step approach, which was up to 100 times
faster than an exhaustive search through the design space. With
customization, the resulting accelerators performed up to 5
times faster than a corresponding baseline accelerator before
customization. Overall, when compared to the performance
of the benchmark executed on the host ARM processor, the
resulting FPGA accelerators achieved up to 10× speedup.
II. RELATED WORK
Overlay architecture which is a virtual intermediate archi-
tecture overlaid on top of off-the-shelf FPGA is increasingly
applied as a way to address the productivity challenge.
Various overlays with diverse configuration granularities and
flexibility ranging from virtual FPGAs [4], [6], [5], array-
of-FUs [7], [8], [11], soft CGRA [9], [10], soft GPU [12],
vector processors[13], [14] to configurable processors or multi-
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core processors [15], [16], [17], [18], [19], [20] have been
developed over the years. SCGRA overlay provides unique
advantages on compromising hardware implementation and
performance for compute intensive nested loops as demon-
strated by numerous ASIC CGRAs [21], [22]. Most impor-
tantly, it allows both rapid compilation by taking advantage
of the overlays’ tiling structure [23] and efficient bitstream
reuse within the design iterations of an application [10], thus
it is particularly promising for high productivity nested loop
acceleration.
In addition, customizing the CGRA specifically for an
application or a domain of application provides promising per-
formance improvement while saving the hardware resource at
the same time as demonstrated in CGRA work targeting ASIC
design [24], [25], [26]. While CGRA customization on ASIC
is relatively limited due to the tape-out cost, CGRA overlays
allow more intensive architectural customization providing
just enough hardware to the target application or application
domains because of the FPGA’s inherent programmability. In
[27], Coole and Stitt proposed to provide the overlay with
limited flexibility instead of full configurability specifically to
a group of design. With this customization, the area overhead
was reduced significantly. The authors in [28] developed an
SCGRA topology customization method using genetic algo-
rithm and showed the potential benefits of the SCGRA overlay
customization. Nevertheless, the rest of the system design
parameters were not covered. In [2], the authors formalized
the loop acceleration on a regular processing array overlay
on FPGA. They focused on the hardware resource constrain,
IO bandwidth constrain and the loop parallelism partition
while processing architectural design parameters were not
included. In order to achieve both high design productivity
and high performance with low overhead, a complete nested
loop acceleration framework targeting CPU-FPGA system is
developed in this work. It supports intensive application-
specific customization including the overlay architectural cus-
tomization, the compilation customization and communication
interface customization for optimized performance.
III. NESTED LOOP ACCELERATOR DESIGN FRAMEWORK
By using a regular SCGRA overlay built on top of the phys-
ical FPGA devices, we have developed an automatic nested
loop acceleration framework called QuickDough. QuickDough
targets hybrid CPU-FPGA computing systems where the
FPGA is devoted to accelerating compute intensive loop kernel
and CPU handles the rest of the application. Figure 1 depicts
an overview of the design framework, highlighting the comple-
mentary accelerator generation and accelerator customization
paths.
By design, the steps along the accelerator generation path
are short and essential during rapid design iterations. Col-
lectively, they are able to generate FPGA loop accelerators
making use of a pre-built bitstream library in the order of
seconds [10].
Meanwhile, the focus of this paper is on the accelerator
customization path, which is relatively slow but is necessary
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Fig. 1. Automatic nested loop acceleration framework
for improving performance of the resulting accelerators on
a per-application basis. These steps automatically tunes the
design parameters including overlay architectural parameters,
compilation options as well as communication between the
FPGA accelerator and host processor specifically to a user
application under user constraints such as hardware resource
budgets. With the customized design parameters, HDL models
of the corresponding SCGRA overlay and their associated
drivers are then generated. Afterwards, the drivers will be used
by the software compiler while the FPGA accelerator will be
implemented and stored in the accelerator library, which can
be reused by the fast accelerator generation path in subsequent
compilations.
A. SCGRA based FPGA accelerator
Figure 2 shows the design of a typical SCGRA overlay
based FPGA accelerator. In the accelerator, on-chip memory
i.e. IBuf and OBuf are used to buffer the communication data
between the host CPU and the accelerator. A controller is
also presented in hardware to control the operations of the
accelerator as well as memory transfers. The SCGRA, which is
the kernel computation fabric, consists of an array of PEs and
it achieves the computation task through the distributed control
words stored in each PE. The AddrBuf stores all the valid IO
buffer accessing addresses of the computation. The current
implementation of a PE template is also presented in this
figure. At the heart of the PE is an ALU, which is supported
by a multi-port data memory and an instruction memory. Data
memory stores intermediate data during the computation while
instruction memory stores all control words that determines the
action of the PE. In addition, a global signal from the AccCtrl
block controls the start/stop of all PEs in the array.
B. Loop execution on the FPGA accelerator
Figure 3 illustrates how the loop is executed on the FPGA
accelerator. First of all, data flow graph (DFG) is extracted
from the loop and then it is scheduled on to the SCGRA
overlay based FPGA accelerator. Depending on how much
the loop is unrolled and transformed to DFG, the DFG may
be executed repeatedly until the end of the original loop. In
addition, data transfers for multiple executions of the same
DFG are batched into groups as shown in Figure 3. On the one
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Fig. 2. SCGRA overlay based FPGA accelerator
#define L 10000
...
...
//Loop kernel
for(i=0; i<L; i++){
    c[i] = a[i] x b[i] 
}
...
Original code
// Group Size: G
#define L 10000
#define G 10
for(i=0; i<L/G; i++){
    To_FPGA(a[G], b[G])
    Group_Execution();
    To_Main_Mem(c[G])
}
Loop kernel
// Unrolling factor: 2
#define G 10
#define U 2
for(i=0; i<G/U; i++){
    DFG_Execution();
}
Group
#define U 2
for(i=0; i<U; i++){
    c[i] = a[i] x b[i] 
}
DFG
Fig. 3. Loop, group and DFG. The loop will be divided into groups. Each
group will be partially unrolled and the unrolled part will be translated to
DFG. IO transmission between FPGA and host CPU is performed in the
granularity of a group.
hand, this technique is used to reduce the number of batching,
which further helps to amortize the initial communication cost.
On the other hand, it also results in larger on-chip memory
overhead. The proposed customization framework can be used
to make the right design choices to achieve an optimal design.
C. SCGRA overlay compilation
With pre-built SCGRA overlay library and customized
overlay configuration, the corresponding FPGA accelerator
can be generated rapidly, which is also the basis of the
high-productivity loop accelerator design framework. Figure 4
presents the detailed SCGRA overlay compilation. With the
specified loop unrolling and grouping factor, DFG is generated
and scheduled to the SCGRA overlay of the accelerator.
After the scheduling, control words are extracted, and they
can further be integrated into the pre-built FPGA accelerator
bitstream creating the final FPGA loop accelerator bitstream.
The compilation process typically completes in a few seconds
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as illustrated in [10] which is particularly important during
early application development phases.
IV. SCGRA OVERLAY BASED FPGA ACCELERATOR
CUSTOMIZATION
Application-specific customization provides unique oppor-
tunity to reduce the resource consumption and improve per-
formance of the resulting accelerators. However, taking the
system as a black box and exhaustively searching all the
possible configurations can be inefficient and slow. In this
work, by taking advantage of the regularity of the SCGRA
overlay based FPGA accelerator, we can reduce the complex
customization problem to a much simpler sub design space
exploration (DSE) together with a simplified search problem.
With the customization, optimized application-specific nested
loop accelerator can be produced efficiently.
A. Customization problem formulation
In this section, we will formalize the customization problem
of the nested loop acceleration on an SCGRA overlay based
FPGA accelerator. Various design constraints including energy
consumption and hardware resource consumption can be used
while hardware resource consumption is taken as an example
here.
TABLE I
DESIGN PARAMETERS OF NESTED LOOP ACCELERATION 1
Design Parameters Denotation
Nested Loop
Compilation
Loop Unrolling Factor u = (u0, u1, ...)
Grouping Factor g = (g0, g1, ...)
Overlay
Configuration
SCGRA Topology 2D Torus, fixed
SCGRA Size r × c
Data Width W0
Data Mem D0 ×W0
Input Buffer D1 ×W0
Output Buffer D2 ×W0
Instruction Mem D3 ×W1
Input Address Buffer D4 ×W2
Output Address Buffer D5 ×W3
Operation Set fixed
Implementation Frequency f , fixed
Pipeline Depth fixed
Suppose Ψ represents the overall nested loop acceleration
design space. C ∈ Ψ represents a possible configuration in the
design space and it includes a number of design parameters
as listed in Table I. Assume that the loop to be acceler-
ated has n nested levels and loop count can be denoted as
1The parameters are all customizable in the proposed design framework
except the ones that are clearly identified as fixed.
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l = (l1, l2, ..., ln). R = (R1, R2, R3, R4) stands for the FPGA
resource (i.e. BRAM, DSP, LUT and FF) that are available
on a target FPGA and ResConsumption(C, i) denotes the
four different types of FPGA resource consumption. In(g) and
Out(g) stand for the amount of input and output of a group.
Similarly, In(u) and Out(u) stand for the amount of input
and output of a DFG. DFGCompuTime(C) represents the
number of cycles needed to complete the DFG computation. αi
and βi are constant coefficients depending on target platform
where i = (1, 2, ...). With these denotations, the customization
problem targeting minimum run time can be formulated as
follows:
Minimize
RunTime(C) = CompuTime(C) + CommuTime(C) (1)
subject to
ResConsumption(C, i) ≤ Ri, i = 1, 2, 3, 4
In(g) ≤ D1
Out(g) ≤ D2
DFGCompuTime(C) ≤ D3
n∏
i=1
gi
ui
× In(u) ≤ D4
n∏
i=1
gi
ui
×Out(u) ≤ D5
(2)
RunTime(C) represents the number of cycles needed to
compute the loop on the CPU-FPGA system. It consists
of both the time consumed for computing on FPGA and
communication between FPGA and host CPU, and it can be
calculated using Equation 1.
Since the unrolled part of the loop will be translated to
DFG and then scheduled to the SCGRA overlay. Thus the
DFG computation time is essentially a function of u, r and
c, and it can also be denoted by DFGCompuTime(u, r, c).
The nested loop is computed by repeating the same DFG
execution, and the nested loop computation can be calculated
using Equation 3.
CompuTime(C) =
n∏
i=1
li
ui
×DFGCompuTime(u, r, c) (3)
DMA is typically used for the bulk data transmission.
Communication cost per data can be modeled with a piecewise
linear function and thus DMA latency can be calculated
using DMA(x) where x represents the amount of DMA
transmission. The communication time of the whole nested
loop can be calculated by Equation 4.
CommuTime(C) =
n∏
i=1
li
gi
× (DMA(In(g)) +DMA(Out(g))) (4)
Hardware resource on FPGA mainly includes DSP, LUT, FF
and BRAM (block RAM). LUT, FF and DSP consumption can
be roughly estimated with a linear function of SCGRA size
and can be calculated using Equation 5. BRAM consump-
tion ResConsumption(C, 1) which is slightly different from
LUT, FF and DSP consumption can be calculated precisely
based on the memory block configurations.
ResConsumption(C, i) = αi × r × c+ βi, (i = 2, 3, 4) (5)
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B. Customization framework
Figure 5 illustrates the overview of the customization frame-
work. It can be roughly divided into two parts. In the first part,
a sub DSE targeting loop execution time is performed and the
feasible design space can be obtained. Since loop execution
time is determined by the operation scheduling which simply
depends on the loop unrolling factor and SCGRA size, the
sub DSE is much simpler compared to the overall system
DSE which includes more than 10 design parameters. In
the second part, each configuration in the feasible design
space will be evaluated. Instead of using simulation based
methods, analytical models are employed to estimate the
accelerator metrics such as performance and hardware resource
consumption. These analytical models are accurate because of
the regularity of the SCGRA overlay. Even though the feasible
design space is still large, it is fast to evaluate all the config-
urations in it. After the evaluation process, customization for
best performance becomes trivial and the customized design
parameters can be obtained immediately.
Suppose Φ denotes the feasible design space.  indicates the
percentage of the performance benefit obtained by the increase
of loop unrolling or SCGRA size. It is a user defined threshold
and must be small enough to prune the configurations that are
inappropriate. The configurations in Φ must satisfy Equation 6
and Equation 7.
∀C = (...,u, r, c, ...) ∈ Φ,C′ = (...,u′, r′, c′, ...) ∈ Φ,
(r + 1 == r
′ and c == c′) or (r == r′ and c+ 1 == c′) :
CompuTime(C)− CompuTime(C′)
CompuTime(C)
> 
(6)
∀C = (...,u, r, c, ...) ∈ Φ,C′ = (...,u′, r, c, ...) ∈ Φ,
u and u′ are consecutive unrolling factors :
CompuTime(C)− CompuTime(C′)
CompuTime(C)
> 
(7)
Each feasible configuration C ∈ Φ must have gone through
the scheduling and thus the corresponding scheduling result is
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Fig. 6. The design parameters typically have monotonic influence on the
loop computation time and the computation time benefit degrades with the
increase of the design parameter. (a) SCGRA Size, the SCGRA topology used
are torus with 2×2, 3×2, 3×3, ... while DFG-1, DFG-2 and DFG-3 are DFGs
extracted from matrix-matrix multiplication, fir and Kmean respectively. (b)
Unrolling Factor, the loop used is a 63-tap Fir with 1024 input.
known. Consequently, the computation time of the loop kernel
and minimum instruction memory depth are available as well.
Then we can further evaluate the performance of each feasible
configuration using the models built in previous section and
obtain the optimized configuration through a simple search.
In addition, a series of experiments on Zedboard as shown
in Figure 6 demonstrate that SCGRA size and unrolling factor
present a clear monotonic influence on the loop compute time.
The performance benefit of loop unrolling and increase of
SCGRA size drops gradually. This observation further helps
to simplify the sub DSE with a simple branch and bound
algorithm.
V. EXPERIMENTS AND RESULTS
In the experiments, we measured the time needed to cus-
tomize the loop accelerators and compared the performance of
the resulting accelerators to that of an hard ARM processor.
A. Experiment setup
The customization runtime was obtained using a computer
with Intel(R) Core(TM) i5-3230M CPU and 8GB RAM.
Zedboard which has an ARM processor and an FPGA was
used as the computation system. PlanAhead 14.7 was used
for the SCGRA overlay based design. The customized overlay
implementations on Zedboard run at 250MHz. To perform the
customization,  is set to be 0.05 and all the resource on
Zedboard is set to be the resource constraint. Software runtime
is obtained from ARM processor of Zedboard.
In this work, we take four applications including Ma-
trix Multiplication (MM), FIR, Kmean(KM) and Sobel Edge
Detector (SE) as our benchmark. The configurations of the
benchmark are detailed in Table II.
B. Customization time
Figure 7 shows the customization time of both the proposed
two step (TS) customization and an exhaustive search based
customization (ES). TS typically completes the customization
in 10 minutes to 20 minutes and it is around 100x faster than
the ES on average. In particular, ES is extremely slow on
MM which has three levels of loop with relatively large loop
count and thus larger design space. Though TS also needs
TABLE II
BENCHMARK CONFIGURATIONS
Benchmark Parameters Loop Structure
MM Matrix Size(100) 100× 100× 100
FIR # of Input (10000)# of Taps+1 (50) 10000× 50
SE # of Vertical Pixels (128)# of Horizontal Pixels (128) 128× 128× 3× 3
KM
# of Nodes(5000)
# of Centroids(4)
# of Dimensions(2)
5000× 4× 2
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Fig. 7. Benchmark customization time using both TS and ES
TABLE III
ACCELERATOR CONFIGURATIONS 2
MM
Base (1× 2× 100, 4× 2× 100, 5× 5, 1k, 2k)
TS (1× 5× 100, 50× 5× 100, 4× 4, 1k, 8k)
ES (1× 5× 100, 25× 5× 100, 5× 4, 1k, 8k)
FIR
Base (10× 50, 100× 50, 3× 3, 1k, 2k)
TS (50× 50, 2000× 50, 4× 4, 1k, 4k)
ES (100× 50, 5000× 50, 5× 4, 1k, 8k)
SE
Base (4× 4× 3× 3, 128× 128× 3× 3, 3× 2, 1k, 8k)
TS (16× 16× 3× 3, 128× 128× 3× 3, 4× 4, 1k, 4k)
ES (16× 16× 3× 3, 128× 128× 3× 3, 5× 4, 1.5k, 4k)
KM
Base (25× 4× 2, 2500× 4× 2, 4× 3, 1k, 8k)
TS (125× 4× 2, 625× 4× 2, 5× 5, 1k, 2k)
ES (125× 4× 2, 625× 4× 2, 5× 5, 1k, 2k)
longer time to complete the customization, it skips most of
the unfeasible configurations and the runtime is less sensitive
to the size of the design space.
C. Customized accelerator performance
In order to demonstrate the quality of proposed framework,
we compared the performance of the accelerators with a
random configuration as well as customized configurations
obtained using both TS and ES. The detailed configurations
of the accelerators are listed in Table III. The performance
comparison is shown in Figure 8. It can be found that the
customized accelerators obtained using TS achieve quite close
performance to the ones customized through ES. Particularly,
the customized accelerator achieves up to 10X speedup over
the ARM processor on the benchmark. For FIR, SE and KM,
the speedup is promising. MM has relatively low compute-
IO rate and the single input and output between the on-chip
buffer and the SCGRA overlay limits the performance of
the accelerator. This problem can hopefully be alleviated by
appropriate on-chip buffer partition, which will be supported
in the proposed framework in future.
2The configurations include loop unrolling factor, grouping factor, SCGRA
array size, instruction memory depth and IO buffer depth
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VI. CONCLUSION
In this work, we have presented an automatic nested loop
acceleration framework that is based on a soft coarse-grained
reconfigurable array overlay. We have demonstrated that by
taking advantage of the regularity of the overlay, intensive
system customization specific to the given user application can
be performed efficiently, resulting in up to 5 times performance
improvement over solutions without customization at the cost
of 10 to 20 minutes additional tools run time. Overall, the
framework is able to generate accelerators that achieve up to
10 times speed up over software running on the host processor,
resulting in a high design productivity experience for software
programmers.
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